TJF1051

High-speed CAN transceiver

Rev. 01 — 10 August 2010 **Product data sheet**

1. General description

The TJF1051 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed (up to 1 Mbit/s) CAN industrial applications, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJF1051 is a step up from the TJA1050 high-speed CAN transceiver. It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features ideal passive behavior to the CAN bus when the supply voltage is off.

The TJF1051 can be interfaced directly to microcontrollers with supply voltages from 3 V to 5 V

These features make the TJF1051 an excellent choice for all types of HS-CAN networks, in nodes that do not require a standby mode with wake-up capability via the bus.

2. Features and benefits

2.1 General

- Fully ISO 11898-2 compliant
- Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- V_{IO} input allows for direct interfacing with 3 V to 5 V microcontrollers

2.2 Low-power management

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)

2.3 Protection

- High ESD handling capability on the bus pins
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on pins V_{CC} and V_{IO}
- Thermally protected

3. Ordering information

Table 1.   Ordering information

Type number	Package		Version
	Name	**Description**	
TJF1051T/3	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

4. Block diagram

Fig 1.   Block diagram

TJF1051

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 01 — 10 August 2010

2 of 16

5. Pinning information

5.1 Pinning

TJF1051T/3

TXD 1   8 S
GND 2   7 CANH
V_{CC} 3   6 CANL
RXD 4   5 V_{IO}

015aaa100

Fig 2.   **Pin configuration diagram**

5.2 Pin description

Table 2.   **Pin description**

Symbol	Pin	Description
TXD	1	transmit data input
GND	2	ground supply
V_{CC}	3	supply voltage
RXD	4	receive data output; reads out data from the bus lines
V_{IO}	5	supply voltage for I/O level adapter
CANL	6	LOW-level CAN bus line
CANH	7	HIGH-level CAN bus line
S	8	Silent mode control input

TJF1051

Product data sheet   Rev. 01 — 10 August 2010   **3 of 16**

6. Functional description

The TJF1051 is a stand-alone high-speed CAN transceiver with Silent mode. It combines the functionality of the TJA1050 transceiver with improved EMC and ESD handling capability. Improved slope control and high DC handling capability on the bus pins provides additional application flexibility.

6.1 Operating modes

The TJF1051 supports two operating modes, Normal and Silent, which are selectable via pin S. See Table 3 for a description of the operating modes under normal supply conditions.

Table 3. Operating modes

Mode	Inputs		Outputs	
	Pin S	**Pin TXD**	**CAN driver**	**Pin RXD**
Normal	LOW	LOW	dominant	active[1]
	LOW	HIGH	recessive	active[1]
Silent	HIGH	X[2]	recessive	active[1]

[1] LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

[2] X = don't care.

6.1.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver is able to transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slope of the output signals on the bus lines is controlled and optimized in a way that guarantees the lowest possible EME levels.

6.1.2 Silent mode

A HIGH level on pin S selects Silent mode. In Silent mode the transmitter is disabled, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

6.2 Fail-safe features

6.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 40 kbit/s.

6.2.2 Internal biasing of TXD and S input pins

Pin TXD has an internal pull-up to V_{IO} and pin S has an internal pull-down to GND. This ensures a safe, defined state in case one or both of these pins are left floating.

TJF1051
Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 01 — 10 August 2010

© NXP B.V. 2010. All rights reserved.

4 of 16

6.2.3 Undervoltage detection on pins V_{CC} and V_{IO}

Should V_{CC} or V_{IO} drop below their respective undervoltage detection levels ($V_{uvd(VCC)}$ and $V_{uvd\,(VIO)}$; see Table 6), the transceiver will switch off and disengage from the bus (zero load) until V_{CC} and V_{IO} have recovered.

6.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, the output drivers will be disabled until the virtual junction temperature falls below $T_{j(sd)}$ and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillations due to temperature drift are avoided.

6.3 V_{IO} supply pin

Pin V_{IO} should be connected to the microcontroller supply voltage (see Figure 3). This adjusts the signal levels on pins TXD, RXD and S to the I/O levels of the microcontroller.

7. Application design-in information

Fig 3.   Typical application of the TJF1051

8. Limiting values

Table 4.   Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V_x	voltage on pin x	no time limit; DC value			
		on pins CANH and CANL	−58	+58	V
		on any other pin	−0.3	+7	V

Table 4. Limiting values …*continued*

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol	Parameter	Conditions		Min	Max	Unit
V_{ESD}	electrostatic discharge voltage	HBM	[1]			
		pins CANH and CANL		−8	+8	kV
		any other pin		−4	+4	kV
		MM	[2]			
		any pin		−300	+300	V
T_{amb}	ambient temperature			−40	+85	°C

[1] Human Body Model (HBM): 100 pF, 1.5 kΩ.

[2] Machine Model (MM): 200 pF, 0.75 μH, 10 Ω.

9. Thermal characteristics

Table 5. Thermal characteristics

According to IEC 60747-1.

Symbol	Parameter	Conditions	Value	Unit
$R_{th(vj-a)}$	thermal resistance from virtual junction to ambient	in free air	155	K/W

10. Static characteristics

Table 6. Static characteristics

$T_{amb} = -40\,°C$ to $+85\,°C$; $V_{CC} = 4.5$ V to 5.5 V; $R_L = 60\,\Omega$; unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply; pin V_{CC}						
V_{CC}	supply voltage		4.5	-	5.5	V
I_{CC}	supply current	Silent mode	0.1	1	2.5	mA
		Normal mode				
		recessive	2.5	5	10	mA
		dominant; $V_{TXD} = 0$ V	20	50	70	mA
$V_{uvd(VCC)}$	undervoltage detection voltage on pin V_{CC}		3.5	-	4.5	V
I/O level adapter supply; pin V_{IO}						
V_{IO}	supply voltage on pin V_{IO}		2.8	-	5.5	V
I_{IO}	supply current on pin V_{IO}	Normal and Silent modes				
		recessive; $V_{TXD} = V_{IO}$	10	80	250	μA
		dominant; $V_{TXD} = 0$ V	50	350	500	μA
$V_{uvd(VIO)}$	undervoltage detection voltage on pin V_{IO}		1.3	-	2.7	V
Mode control input; pin S						
V_{IH}	HIGH-level input voltage		$0.7V_{CC}$	-	$V_{CC} + 0.3$	V
V_{IL}	LOW-level input voltage		−0.3	-	$0.3V_{CC}$	V
I_{IH}	HIGH-level input current		1	4	10	μA
I_{IL}	LOW-level input current	$V_S = 0$ V	−1	0	+1	μA

TJF1051

Product data sheet **Rev. 01 — 10 August 2010** **6 of 16**

Table 6. **Static characteristics** *...continued*

$T_{amb} = -40\,°C$ to $+85\,°C$; $V_{CC} = 4.5$ V to 5.5 V; $R_L = 60\,\Omega$; unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CAN transmit data input; pin TXD						
V_{IH}	HIGH-level input voltage		$0.7V_{CC}$	-	$V_{CC} + 0.3$	V
V_{IL}	LOW-level input voltage		-0.3	-	$0.3V_{CC}$	V
I_{IH}	HIGH-level input current	$V_{TXD} = V_{CC}$	-5	0	$+5$	µA
I_{IL}	LOW-level input current	Normal mode; $V_{TXD} = 0$ V	-260	-150	-30	µA
C_i	input capacitance		-	5	10	pF
CAN receive data output; pin RXD						
I_{OH}	HIGH-level output current	$V_{RXD} = V_{CC} - 0.4$ V	-8	-3	-1	mA
I_{OL}	LOW-level output current	$V_{RXD} = 0.4$ V; bus dominant	2	5	12	mA
Bus lines; pins CANH and CANL						
$V_{O(dom)}$	dominant output voltage	$V_{TXD} = 0$ V; $t < t_{to(dom)TXD}$				
		pin CANH	2.75	3.5	4.5	V
		pin CANL	0.5	1.5	2.25	V
$V_{dom(TX)sym}$	transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$	-400	0	$+400$	mV
$V_{O(dif)bus}$	bus differential output voltage	$V_{TXD} = 0$ V; $t < t_{to(dom)TXD}$	1.5	-	3	V
		$V_{TXD} = V_{IO}$; recessive; no load	-50	-	$+50$	mV
$V_{O(rec)}$	recessive output voltage	Normal and Silent modes; $V_{TXD} = V_{IO}$; no load	2	$0.5V_{CC}$	3	V
$V_{th(RX)dif}$	differential receiver threshold voltage	Normal and Silent modes $V_{cm(CAN)}$[1] $= -12$ V to $+12$ V	0.5	0.7	0.9	V
$V_{hys(RX)dif}$	differential receiver hysteresis voltage	Normal and Silent modes $V_{cm(CAN)} = -12$ V to $+12$ V	50	120	400	mV
$I_{O(dom)}$	dominant output current	$V_{TXD} = 0$ V; $t < t_{to(dom)TXD}$; $V_{CC} = 5$ V				
		pin CANH; $V_{CANH} = 0$ V	-120	-70	-40	mA
		pin CANL; $V_{CANL} = 5$ V/40 V	40	70	120	mA
$I_{O(rec)}$	recessive output current	Normal and Silent modes; $V_{TXD} = V_{CC}$; $V_{CANH} = V_{CANL} = -27$ V to $+32$ V	-5	-	$+5$	mA
I_L	leakage current	$V_{CC} = 0$ V; $V_{CANH} = V_{CANL} = 5$ V	-5	0	$+5$	µA
R_i	input resistance		9	15	28	kΩ
ΔR_i	input resistance deviation	between V_{CANH} and V_{CANL}	-3	0	$+3$	%
$R_{i(dif)}$	differential input resistance		19	30	52	kΩ
$C_{i(cm)}$	common-mode input capacitance		-	-	20	pF
$C_{i(dif)}$	differential input capacitance		-	-	10	pF
Temperature protection						
$T_{j(sd)}$	shutdown junction temperature		-	190	-	°C

[1] $V_{cm(CAN)}$ is the common mode voltage of CANH and CANL.

TJF1051

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet **Rev. 01 — 10 August 2010** **7 of 16**

11. Dynamic characteristics

Table 7. **Dynamic characteristics**

$T_{amb} = -40\,°C$ to $+85\,°C$; $V_{CC} = 4.5$ V to 5.5 V; $R_L = 60\,\Omega$ unless specified otherwise. All voltages are defined with respect to ground. Positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Transceiver timing; pins CANH, CANL, TXD and RXD; see Figure 4 and Figure 5						
$t_{d(TXD-busdom)}$	delay time from TXD to bus dominant	Normal mode	-	65	-	ns
$t_{d(TXD-busrec)}$	delay time from TXD to bus recessive	Normal mode	-	90	-	ns
$t_{d(busdom-RXD)}$	delay time from bus dominant to RXD	Normal and Silent modes	-	60	-	ns
$t_{d(busrec-RXD)}$	delay time from bus recessive to RXD	Normal and Silent modes	-	65	-	ns
$t_{PD(TXD-RXD)}$	propagation delay from TXD to RXD	2.8 V < V_{IO} < 4.5 V Normal mode	40	-	250	ns
		4.5 V > V_{CC} = V_{IO} < 5.5 V Normal mode	40	-	220	ns
$t_{to(dom)TXD}$	TXD dominant time-out time	V_{TXD} = 0 V; Normal mode	0.3	1	12	ms

Fig 4. **Timing test circuit for CAN transceiver**

TJF1051

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet **Rev. 01 — 10 August 2010** **8 of 16**

**Fig 5.   CAN transceiver timing diagram**

12. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm **SOT96-1**

**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A$_1$	A$_2$	A$_3$	b$_p$	c	D[1]	E[2]	e	H$_E$	L	L$_p$	Q	v	w	y	Z[1]	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT96-1	076E03	MS-012				~~99-12-27~~ 03-02-18

Fig 6. Package outline SOT96-1 (SO8)

TJF1051

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet **Rev. 01 — 10 August 2010** 10 of 16

13. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 7) than a SnPb process, thus reducing the process window

- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board

- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Table 8.   SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature ($°C$)	
	Volume (mm^3)	
	< 350	$\geq$ 350
< 2.5	235	220
$\geq$ 2.5	220	220

Table 9.   Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature ($°C$)		
	Volume (mm^3)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 7.

TJF1051

Product data sheet **Rev. 01 — 10 August 2010** **12 of 16**

MSL: Moisture Sensitivity Level

Fig 7. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TJF1051 v.1	20100810	Product data sheet	-	-

TJF1051

Product data sheet **Rev. 01 — 10 August 2010** **13 of 16**

15. Legal information

16. Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

TJF1051

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 01 — 10 August 2010

14 of 16

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.3　Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

18. Contents